



# **Serial I/O Driver for Microsoft Windows\* 10 64-bit OS on Intel Atom® x6000E Series, and Intel Pentium® and Celeron® N and J Series Processors (Code Name: Elkhart Lake)**

**Release Notes**

---

*July 2022*

***Intel Confidential***



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit [www.intel.com/design/literature.htm](http://www.intel.com/design/literature.htm).

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com](http://intel.com).

No product or component can be absolutely secure.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

## Contents

<b>1.0</b>	<b>Introduction .....</b>	<b>5</b>
1.1	Acronyms and Terminology .....	5
1.2	Intended Audience.....	5
1.3	Customer Support.....	6
1.4	Reference Documents .....	6
<b>2.0</b>	<b>Release Summary .....</b>	<b>7</b>
2.1	Hardware and Software Compatibility.....	7
2.2	Release Contents.....	7
<b>3.0</b>	<b>Feature Highlights and Limitations.....</b>	<b>8</b>
3.1	GPIO Host Controller Driver .....	8
3.2	I2C* Host Controller Driver .....	8
3.3	SPI Host Controller Driver .....	9
3.4	UART Host Controller Driver .....	10
3.5	UART Host Controller Sub-Device Driver .....	11
3.6	Known Issues – Open.....	11
<b>4.0</b>	<b>Guides.....</b>	<b>12</b>
4.1	Driver Installation .....	12
<b>5.0</b>	<b>Software BKM .....</b>	<b>13</b>
5.1	What is the Baud Rate of HS-UART and How to Set It.....	13
5.2	Enable the UART Driver to use Serial.sys/SerCx2 Framework.....	13
5.3	Enable the PIO or DMA Feature of HS-UART .....	13
5.4	Enable Multi GPIO Controller .....	13
5.5	GPIO ACPI Pin Numbering.....	14

## Tables

Table 1.	Terminology.....	5
Table 2.	Reference Documents .....	6

## Revision History

---

Date	Revision	Description
July 2022	1.5	MR4 Release, same version as MR3, verified and support for LTSC21H2
March 2022	1.4	MR3 Release
November 2021	1.3	MR2 Release
August 2021	1.2	MR1 Release
April 2021	1.1	Added support to Embedded SKU
March 2021	1.0	PV Release for PC Client and Industrial Non-FuSa SKU
January 2021	0.9	Pre-production QS Release
October 2020	0.8	Beta 3 Engineering Release
September 2020	0.7	Beta Release
July 2020	0.6	Alpha 2 Release
May 2020	0.5	Alpha Release
April 2020	0.3.1	Engineering Release #2
November 2019	0.3	Initial release

§

## 1.0 Introduction

---

This release note provides information on driver interfaces, limitations, and known issues for the serial I/O driver binary packages for the Microsoft Windows\* 10 64-bit operating system.

### 1.1 Acronyms and Terminology

Table 1. Terminology

Term	Description
BKC	Best-Known Configuration
BKM	Best-Known Method
DMA	Direct Memory Access
GPIO	General-Purpose I/O
HS-UART	High-Speed Universal Asynchronous Receiver/Transmitter
IOCTL	I/O Control
ODM	Original Design Manufacturing
OEM	Original Equipment Manufacturing
PIO	Programmed I/O
SoC	System on a Chip
SPB	Simple Peripheral Bus
UART	Universal Asynchronous Receiver/Transmitter

### 1.2 Intended Audience

This document is intended for OEMs and ODMs that are enabling drivers with the Intel Atom® x6000E Series, Intel® Pentium® and Celeron® N and J Series processors.

## 1.3 Customer Support

Contact your Intel representative for support or submit an issue to Intel® Premier Support:

<http://premiersupport.intel.com>.

## 1.4 Reference Documents

Log in to the Resource and Documentation Center (<https://www.intel.com/content/www/us/en/resources-documentation/developer.html>) to search for and download the document numbers listed in the following table. Contact your Intel field representative for access.

**Note:** Third-party links are provided as a reference only. Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether the referenced data is accurate.

**Table 2. Reference Documents**

Document	Document No./Location
Best-Known Configuration (BKC) for Microsoft Windows* 10 RS5 & 21H2(64-bit) OS on Intel Atom® x6000E Series Processors, Intel® Pentium® and Celeron® N and J Series Processors (Code name: Elkhart Lake)	<a href="#">616386</a>

§

## 2.0 Release Summary

---

### 2.1 Hardware and Software Compatibility

This release is compatible with the following hardware:

- Intel Atom® x6000E Series, Intel® Pentium® and Celeron® N and J Series Processors

This release supports the following operating system:

- Microsoft Windows\* 10 64-bit RS5 operating system
- Microsoft Windows\* 10 64-bit 21H2 operating system

### 2.2 Release Contents

This release includes the following:

- Serial I/O driver installer for Microsoft Windows\* 10 64-bit operating system.
  - GPIO host controller driver (iaLPSS2\_GPIO2) version 5.123.1.1025
  - I2C\* host controller driver (iaLPSS2\_I2C) version 5.123.1.1025
  - SPI host controller driver (iaLPSS2\_SPI) version 5.123.1.1025
  - UART host controller driver (iaLPSS2\_UART2) version 5.123.1.1025
  - UART host controller sub-device driver (UartSubDevice) version 5.123.1.1025
- Serial I/O drivers release notes for Microsoft Windows\* 10 operating system
- Intel Software License Agreement

## 3.0 Feature Highlights and Limitations

---

### 3.1 GPIO Host Controller Driver

Refer to the following link for details about the GPIO framework extension (GpioClx):

[https://msdn.microsoft.com/en-us/library/windows/hardware/hh439456\(v=vs.85\).aspx](https://msdn.microsoft.com/en-us/library/windows/hardware/hh439456(v=vs.85).aspx)

The driver binary package consists of the following files:

- iaLPSS2\_GPIO2.inf
- iaLPSS2\_GPIO2.cat
- iaLPSS2\_GPIO2.sys

Enabled features are as follows:

- Supports GPIO direction setting: configures the selected GPIO pin as an input or output pin
- Supports GPIO read pin: reads the input pin's level value
- Supports GPIO write pin: configures an output pin's level as high or low
- Supports GpioClx DDI.
- If the multi-GPIO support is enabled from BIOS options, then 5 different instances of GPIO controller will be seen in the device manager.

**Limitation(s) are as follows:**

- Multiplexing - Any pin-multiplexing and pad configuration must be completed in the firmware prior to handing control to the OS loader.

### 3.2 I2C\* Host Controller Driver

Refer to the following link for details on the I2C\* SPB controller driver:

<https://docs.microsoft.com/en-us/windows-hardware/drivers/spb/spb-controller-drivers>

There are seven I2C\* controllers on Intel Atom® E3000 Processor, Intel® Celeron® Processor N2XXX and Intel® Celeron® Processor J1XXX sharing same DMA engine. Hence, transferring a big data size will caused one I2C\* controller to occupy the DMA engine for a long duration.

The application can use multiple single transfers or IOCTL\_I2C\_EXECUTE\_SEQUENCE interface to transfer big data.



By default, the I2C\* driver uses the DMA to copy data between peripheral and system memory but can set windows registry to disable the DMA feature and copy data by PIO mode. Refer to the BKM section on how to set the registry.

The driver binary package consists of the following files:

- iaLPSS2\_I2C.inf
- iaLPSS2\_I2C.cat
- iaLPSS2\_I2C.sys

Enabled features are as follows:

- Supports 7-bit address mode
- Supports standard mode (100 Kbps), fast mode (400 Kbps), fast mode plus (1 Mbps), and high-speed mode (3.4 Mbps)
- Supports DMA and PIO transfer modes
- Operates only on the primary mode
- Support polling of IO data transfer

**Limitation(s) are as follows:**

- 10-bit address mode
- The maximum single transfer size is limited to 64Kbytes. Multiple transfers are required for data size of more than 64KB.

### 3.3 SPI Host Controller Driver

Refer to the following link for details on the SPI SPB controller driver:

<https://docs.microsoft.com/en-us/windows-hardware/drivers/spb/spb-controller-drivers>

The driver binary package consists of the following files:

- iaLPSS2\_SPI.inf
- iaLPSS2\_SPI.cat
- iaLPSS2\_SPI.sys

Enabled features are as follows:

- Supports SPI modes 0, 1, 2, and 3
- Supports data bit length of 4 to 32

- Supports transfer rate at the minimum of 100 Kbps and at maximum rate 15 Mbps
- Supports DMA and PIO transfer modes
- Operates only on the primary mode
- Supports polling of IO data transfer (Read/Write)

**Limitation(s) are as follows:**

- No known limitation

## 3.4 UART Host Controller Driver

Refer to the following link for details on the SerCx2 framework:

[https://msdn.microsoft.com/en-us/library/windows/hardware/hh439599\(v=vs.85\).aspx](https://msdn.microsoft.com/en-us/library/windows/hardware/hh439599(v=vs.85).aspx)

The driver binary package consists of the following files:

- iaLPSS2\_UART2.inf
- iaLPSS2\_UART2.cat
- iaLPSS2\_UART2.sys

Enabled features are as follows:

- Supports baud rates up to 4 M
- Supports data sizes of 5, 6, 7, and 8 bits
- Supports none, odd, and even parities
- Supports 1, 1.5, and 2 stop bits
- Supports "Hardware" and "None" flow controls
- Supports full-duplex transmission and reception of data
- Supports DMA and PIO transfer modes
- Supports Serial.sys and SerCx2 (**Note:** Serial.sys supports both None and Hardware Flow control, SerCx2 only supports Hardware Flow control)

**Limitation(s) are as follows:**

- When using 1.5 stop bits, the data size can only be supported up to 5-bits
- The following are IOCTLs that are not supported in the driver:
  - IOCTL\_SERIAL\_XOFF\_COUNTER
  - IOCTL\_SERIAL\_LSRMST\_INSERT
  - IOCTL\_SERIAL\_SET\_BREAK\_ON

- IOCTL\_SERIAL\_SET\_BREAK\_OFF
- Not supported on Y and Z modem data transfer

## 3.5 UART Host Controller Sub-Device Driver

Refer to the following link for details on the SerCx2 framework:

[https://msdn.microsoft.com/en-us/library/windows/hardware/hh439599\(v=vs.85\).aspx](https://msdn.microsoft.com/en-us/library/windows/hardware/hh439599(v=vs.85).aspx)

The driver binary package consists of the following files:

- uartsubdevice.inf
- uartsubdevice.cat
- uartsubdevice.sys

Enabled features are as follows:

- Supports serial I/O interface to perform data transfer via serial terminal

## 3.6 Known Issues – Open

Refer to the “Best-Known Configuration (BKC) for Microsoft Windows\* 10 RS5 (64-bit) OS on Intel Atom® x6000E Series Processors, Intel® Pentium® and Celeron® N and J Series Processors” (Document Number: [616386](#)) for known issues.

§

## 4.0 Guides

---

### 4.1 Driver Installation

1. Follow these steps to install GPIO, I2C, SPI, HS-UART driver package:
  - a. Extract and locate “iaLPSS2\_UART2.inf.” Right-click and select **install**.
  - b. For SPI “iaLPSS2\_SPI.inf,” right-click and select **install**.
  - c. For GPIO “iaLPSS2\_GPIO2 .inf,” right-click and select **install**.
  - d. For I2C “iaLPSS2\_I2C.inf,” right-click and select **install**.
  - e. Restart the system after installation has been completed.
2. Follow these steps to install HS-UART Sub Device Driver:
  - a. Locate “UartSubDevice.inf.” Right-click and select **install**.
  - b. Restart the system after installation has been completed.

## 5.0 Software BKM

---

### 5.1 What is the Baud Rate of HS-UART and How to Set It

Default baud rate is configured to 115200. Any other baud rate setting is done through the application.

### 5.2 Enable the UART Driver to use Serial.sys/SerCx2 Framework

The UART driver can be made to use Serial.sys or SerCX2 framework by editing the below registry key.

HKEY\_LOCAL\_MACHINE\SYSTEM\CurrentControlSet\Services\iaLPSS2\_UART2\Parameters:

`Framework = 1;` default, to enable driver to use SerCX2 framework

`Framework = 0;` to enable driver to use legacy Serial.sys.

### 5.3 Enable the PIO or DMA Feature of HS-UART

The DMA feature is switched using the following registry entry:

HKEY\_LOCAL\_MACHINE\SYSTEM\CurrentControlSet\Services\iaLPSS2\_UART2\Parameters:

`ForcePIOMode = 0;` default, to enable HS-UART DMA feature;

`ForcePIOMode = 1;` to enable HS-UART PIO feature.

### 5.4 Enable Multi GPIO Controller

In CRB BIOS, go to Intel Advanced Menu> PCH-IO Configuration> PinCntrl Driver GPIO Scheme> Enabled

## 5.5 GPIO ACPI Pin Numbering

$\text{GpioIoNumber (Binary)} = \text{GpioHwBankIndex} \times 32 + \text{PinGroupNumber (schematic)}$

Example calculation\_Community\_0 based on CRB physical Pin13\_J1E2:

$\text{GPPC\_4} + 0x0(32) = 4$  binary and covert to hex is 0x004

Community 0	GpioHwBankIndex
GPPC_B	0x0
GPPC_T	0x1
GPPC_G	0x2
Community 1	GpioHwBankIndex
GPPC_V	0x0
GPPC_H	0x1
GPPC_D	0x2
GPPC_U	0x3
Community 3	GpioHwBankIndex
GPP_S	0x0
GPPC_A	0x1
Community 4	GpioHwBankIndex
GPPC_C	0x0
GPPC_F	0x1
GPPC_E	0x2
Community 5	GpioHwBankIndex
GPP_R	0x0

§